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 Current control systems and emulation systems (Hardware-in-the-Loop, HIL or Processor-in-the-
Loop, PIL) for high-end power-electronic applications often consist of numerous components and 
interlinking busses: a micro controller for communication and high level control, a DSP for real-time control, 
an FPGA section for fast parallel actions and data acquisition, multiport RAM structures or bus systems as 
interconnecting structure. System-on-Chip (SoC) combines many of these functions on a single die. This 
gives the advantage of space reduction combined with cost reduction and very fast internal 
communication. Such systems become very relevant for research and also for industrial applications. The 
SoC used here as an example combines a Dual-Core ARM 9 hard processor system (HPS) and an FPGA, 
including fast interlinks between these components. SoC systems require careful software and firmware 
concepts to provide real-time control and emulation capability. This paper demonstrates an optimal way to 
use the resources of the SoC and discusses challenges caused by the internal structure of SoC. The key 
idea is to use asymmetric multiprocessing: One core uses a bare-metal operating system for hard real 
time. The other core runs a “real-time” Linux for service functions and communication. The FPGA is used 
for flexible process-oriented interfaces (A/D, D/A, switching signals), quasi-hard-wired protection and the 
precise timing of the real-time control cycle. This way of implementation is generally known and sometimes 
even suggested–but to the knowledge of the author’s seldomly implemented and documented in the 
context of demanding real-time control or emulation. The paper details the way of implementation, 
including process interfaces, and discusses the advantages and disadvantages of the chosen concept. 
Measurement results demonstrate the properties of the solution. 
  




A system on a chip includes a real time clock (RTC) module, a crystal oscillation circuit 
and a voltage supply circuit. The RTC module is coupled to provide timing functions and the 
crystal oscillation circuit is coupled to produce an oscillation. The voltage supply circuit is 
coupled to produce a supply voltage for at least a portion of the RTC module and the crystal 
oscillation circuit.The use of multicore architectures for real-time control applications is a 
challenging field and forces the developers to take special care of the decomposition to 
leverage the availability of parallel processing [1-2]. For rapid prototyping systems and/or low 
effort development projects these kinds of optimizations are up to now seldomly reported. The 
coupled use of two kernels in a multiprocessing environment puts a too high demand on the 
implementation of the control code and the code for communication.  
The interaction of tasks and the advantages gained are hard to predict. Interrupt service 
routines may cause interesting side effects. This paper presents a general breakup of the 
service tasks and the control tasks, leading to a strict function-based parallelization and nearly 
complete decoupling of the real-time control cycle from ancillary services. For strict timing the 
real-time core directly interacts with the FPGA–a proven solution [3-4]. In the first part the 
requirements for real- time control systems are evaluated. Afterwards a structure fulfilling these 
requirements is developed. Interfaces for coupling to processes, e.g. a test-bench setup, are 
presented. Finally the functionality of the platform and its peripherals is demonstrated by 
benchmark tests and measuring results taken at a laboratory test set-up. A similar approach–
not requiring real- time functionality–is detailed in [5], also providing nearly 70 further citations. 
This paper consequently concentrates on few selected citations [6]. 
The demand for rapid prototyping and small series control system has special 
requirements to the flexibility of the hard-and software of the control system. During a 
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development process the computational performance has to be higher–the need to optimize for 
performance issues should be avoided, a user friendly coding should be provided and additional 
resources for debugging tasks may be required. Furthermore it is necessary to implement 
standard functions like measurement, pulse-pattern generation (e.g. PWM), trace functionality 
and the user-interface out of the box–without the need of an individual implementation [7]. 
On the process interface side the demands could change quickly–adding additional 
measurements or other types of physical measuring interfaces have to be possible at any time. 
However, the system and its costs should be as lightweight as possible. A modular adaptable 
concept with a selection of standard modules might be the best choice. 
Testing new control algorithms introduces risks for the power electronic components. 
Therefore a fast and flexible HPS-independent safety layer is reasonable. An FPGA-based limit 
check allows reactions in a few microseconds–fast enough to protect sensible semiconductors–
and can be programmed independently from the control code. All together these requirements 
can be summarized as following and will be met by the introduced system: 
Currently in most of the SoC design data layout is also performed manually and it has 
two major problems:(1) the development time is significant–not acceptable for current-day time 
to market requirements, (2) quality of solution varies based on the expertise. 
 
 
2.  The Proposed Solution 
SoC’s are designed to boot from a single source. This significantly simplifies the boot 
process and firmware updates compared to current heterogeneous multi-chip control systems 
[8]. User-friendly and simple integration of tasks is best achieved by using a “high-level” 
operating system like Linux. For added speed and more predictable reaction time a “real-time” 
variant of Linux is sensible. In this context the meaning of “real-time” has to be discussed in 
more detail: 
· Power-electronic systems often require “real-time” cycles of 100 µs and below, the bare-
metal system used here and presented later on in this paper easily reaches 20 µs (if the 
control code is compact enough) 
· “real-time” Linux avoids long blocking of interrupts by service tasks (e.g. network traffic), 
but it does not allow for full priorization of certain tasks as would be required for short cycle 
time. From the point of view of power electronics it is not “real-time” 
· Commercial real-time operating systems provide a similar kind of real-time functionality as 
presented here–but are normally not able to avoid all interrupts and fully concentrate on the 
control code. 
It is evident that from the perspective of usability a “high- level” operating system like 
Linux with many pre-fabricated services and functions is preferable. The interaction of these 
service tasks with the most important real-time control process is, however, severe. An 
operating system giving the control over all interrupt services to the control process would be 
optimal–but this would not allow for easy integration of service functions. Also, re-programming 
of all components (firmware, software, FPGA structure) would be hard to realize and cause high 
effort [9]. The concept used here combines the advantages of both systems, Figure 1. One of 
the cores is running “real-time” Linux and provides service functions. These include software 
and firmware updates via TCP/IP, process control like set-point value transmission and logging 
functions (e.g. streaming measured data to network-attached storage, NAS). The second core 
runs a bare-metal application containing the control tasks [10]. It has no direct link to external 
devices (with the exception of a very fast FPGA link to transmit data in both directions for 
process interaction). In consequence the control latency is nearly independent from the service 
tasks being executed. However, as will be seen, some unavoidable interference induced by the 
shared access to the Level 2 cache and the on-board SD RAM influences the control execution, 
Figure 2. The amount of interference, and possible reasons and countermeasures, is analyzed 
later on in this paper. 
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Figure 1. Left: Basic structure of the used SoC platform, right: photo of DE0-Nano-SoC and 





Figure 2: Cache and interface structure of the SoC 
 
 
3.  Memory Interfaces and Interferences 
The ARM9 utilizes a common second level cache connecting both CPU’s with the 
memories (cp. Figure 2). The on chip RAM (OC RAM) is faster than the external SD RAM and is 
selected for the data exchange between both CPU. The SD RAM provides one GiB of Ram. 
256MiB are reserved for the Linux OS, 64MiB for the bare-metal OS, the remaining 704 MiB are 
reserved as shared memory (under direct control of the bare-metal OS), mostly for trace data. 
All operations relating to program and data contained in the first-level-cache associated to a 
core is fully independent of the activity of the other core. Unfortunately it is essential for the 
control to access the FPGA-Bridge for control purposes and the SD RAM for trace functionality 
in every control cycle (typical from 20 µs to 500µs–depending on the type of control). This 
requires interaction with the second level cache which introduces interference with the service 
core. In our experience the CPU load of the service core remains below 1% and causes 
negligible access to the second level cache. 
However, executing code requiring much access to the SD RAM may cause relevant 
interference between the control and the service tasks. Figure 3 gives an example for such 
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